AD1845JP
Parallel-Port 16-Bit SoundPort Stereo Codec

Part Number:
Quantity:
Country/Region:
Email:
Description:
Code:
For complete your requirements, please fill in the part number,quantity and other contact details. So that more suppliers will contact you.
  Supplier Information Part Number Mfg Pack D/C Description Inquire

AD1.5 AD10/124 HIGH SPEED 16K x 8 CMOS EPROM
AD10/225 6.4 Volt Temperature Compensated Zener Reference Diodes AD10/253 DUAL 1-OF-4 DECODER/ DEMULTIPLEXER
AD10/255 Miniature Aluminum Electrolytic Capacitors AD10/309 4 Megabit (512 K x 8-Bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory
AD10/31 VDSL FILTER SOLUTIONS AD10/331-1
AD10/344-0 Half-inch Rotary Switches AD10/355 2x16W Stereo Digital Audio Amplifier with Headphone Driver
AD10/419-0 7.6 mm (0.3 inch) Micro Bright Seven Segment Displays AD10/434-0 SINGLE DIGIT LED DISPLAYS
AD100 SCRs 1.5 Amp, Planar AD1000 The AS91L1006BU is a one to 6-port JTAG gateway
AD10001 4,194,304 WORD x 1 BIT DYNAMIC RAM AD10-0505-24 POWER MOSFET THRU-HOLE (MO-036AB)
AD10-0505-48 Class T Fuse Blocks - 300 and 600 Volt AD100-59 Dual Nonvolatile Digital Potentiometer and Secure Memory
AD1006CCJ/LCJ AD1006CCJLCJ

Datasheet

Size: 333.13KB
Page: 40
PDF: AD1845JP.pdf
  • Description:
    Parallel-Port 16-Bit SoundPort Stereo Codec
  • MFG:
    AD [Analog Devices]
 

Abstract


a
Parallel-Port 16-Bit
SoundPort
?
Stereo Codec
AD1845
FEATURES
Single-Chip Integrated ∑? Digital Audio Stereo Codec
Microsoft
?
and Windows
?
Sound System Compatible
MPC Level-2+ Compliant Mixing
16 mA Bus Drive Capability
Supports Two DMA Channels for Full Duplex Operation
On-Chip Capture and Playback FIFOs
Advanced Power-Down Modes
Programmable Gain and Attenuation
Sample Rates from 4.0 kHz to 50 kHz Derived from a
Single Clock or Crystal Input
68-Lead PLCC, 100-Lead TQFP Packages
Operation from +5 V Supplies
Byte-Wide Parallel Interface to ISA and EISA Buses
Pin Compatible with AD1848, AD1846, CS4248, CS4231
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
PRODUCT OVERVIEW
The Parallel Port AD1845 SoundPort

Stereo Codec integrates
key audio data conversion and control functions into a single
integrated circuit. The AD1845 provides a complete, single chip
computer audio solution for business audio and multimedia
applications. The codec includes stereo audio converters, com-
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 ? Analog Devices, Inc., 1997
(Continued on Page 9)
SoundPort is a registered trademark of Analog Devices, Inc.
Microsoft and Windows are registered trademarks of Microsoft Corporation.
plete on-chip filtering, MPC Level-2 compliant analog mixing,
programmable gain, attenuation and mute, a variable sample
frequency generator, FIFOs, and supports advanced power-
down modes. It provides a direct, byte-wide interface to both
ISA (“AT”) and EISA computer buses for simplified implemen-
tation on a computer motherboard or add-in card.
The AD1845 SoundPort Stereo Codec supports a DMA re-
quest/grant architecture for transferring data with the host com-
puter bus. One or two DMA channels can be supported.
Programmed I/O (PIO) mode is also supported for control
register accesses and for applications lacking DMA control.
Two input control lines support mixed direct and indirect ad-
dressing of thirty-seven internal control registers over this asyn-
chronous interface. The AD1845 includes dual DMA count
registers for full duplex operation enabling the AD1845 to cap-
ture data on one DMA channel and play back data on a separate
channel. The FIFOs on the AD1845 reduce the risk of losing
data when making DMA transfers over the ISA/EISA bus. The
FIFOs buffer data transfers and allow for relaxed timing in
acknowledging requests for capture and playback data.
FUNCTIONAL BLOCK DIAGRAM
GAM = GAIN
ATTENTUATE
MUTE
DIGITAL MIX
ATTENUATE
VARIABLE SAMPLE
FREQUENCY GENERATOR
MUTE
M_IN
L_AUX2
R_AUX2
L_MIC
R_MIC
ANALOG SUPPLY
0 dB/
20 dB
GAM
S
SD A/D
CONVERTER
GAIN
CONTROL
REGISTERS
HOST DMA
INTERRUPT
REFERENCE
L_OUT
M_OUT
R_OUT
L_LINE
R_LINE
L_AUX1
R_AUX1
AD1845
DIGITAL SUPPLY CLOCK SOURCE POWER DOWN RESET DIGITALANALOG
BUS DRIVER
CONTROL
GAIN
L
R
L
R
EXTERNAL
CONTROL
V
REF
V
REF_F
GAM GAM
GAM GAM
SD A/D
CONVERTER
ATTENUATE
MUTE
SD D/A
CONVERTER
ATTENUATE
MUTE
SD D/A
CONVERTER
m-LAW
A-LAW
LINEAR
FIFO
m-LAW
A-LAW
LINEAR
CS
RD
WR
PLAYBACK ACK
CAPTURE ACK
PLAYBACK REQ
CAPTURE REQ
ADR1:0
DATA7:0
FIFO
P
A
R
A
L
L
E
L
P
O
R
T
S S
S S S
S
S
S
M
U
X

Stock Index : 0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z  All  
About Us  |  Contact us   |  Map  |  Link   |  Custom PCB Prototype Manufacturer
© 2008-2011 TradeOfic.com Corp.All Rights Reserved.